



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/604,862	08/22/2003	Ming-Yang Chao	MTKP0032USA	1861
27765 7590 08/16/2007 NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION P.O. BOX 506 MERRIFIELD, VA 22116			EXAMINER GUPTA, PARUL H	
			ART UNIT	PAPER NUMBER
			2627	
			NOTIFICATION DATE	DELIVERY MODE
			08/16/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com
Patent.admin.uspto.Rcv@naipo.com
mis.ap.uspto@naipo.com.tw

Office Action Summary	Application No. 10/604,862	Applicant(s) CHAO, MING-YANG	
	Examiner Parul Gupta	Art Unit 2627	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 July 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,4-15 and 17-42 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,4-15 and 17-42 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1, 4-15, and 17-42 are pending for examination as interpreted by the examiner. The amendment and arguments filed on 7/3/07 were considered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 4-7, 9-15, 17-25, and 27-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kaku et al., US Patent 6,414,932, in view of Kato et al., US Patent 6,775,217 in view of Han, US Patent 7,102,976.

Regarding claims 1, 19, and 40-42, Kaku et al. teaches a high-speed optical recording apparatus in an optical storage device for generating a write signal according to an RLL modulation waveform (NRZ signal) inputted to the high-speed optical recording apparatus, so as to control a writing power of a pickup in the optical storage device (see abstract), the recording apparatus comprising: a clock generator (modulation circuit of element 7 in figure 2) for generating a first clock signal (chCLK); an adjustment data storage unit (part of the write strategy control unit of element 104 of figure 2) for storing a plurality of sets of write strategy parameters, and selecting and outputting a corresponding set of write strategy parameters from plurality of the sets of write strategy parameters according to the RLL modulation waveform (explained in column 5, lines 40-54); a rough delay unit (delay circuit of element 114 of figure 2)

electrically connected to the clock generator to receive the first clock signal, and further electrically connected to the adjustment data storage unit to receive the selected set of write strategy parameters, the rough delay unit (element 114 of figure 2) for generating a fine delay parameter according to the selected set of write strategy parameters, and for delaying the RLL modulation waveform according to the first clock signal and the selected set of write strategy parameters to generate a first delay signal (column 2, lines 38-40). Kaku et al. teaches the high-speed optical recording apparatus wherein the RLL modulation waveform is an NRZI modulation waveform (the NRZ modulation waveform serves the same purpose), the apparatus generating the write signal according to an encoded modulation bits (column 5, lines 40-54 explains that the write signal is based on the NRZ modulation waveform). Kaku et al. also teaches the use of a NRZI waveform. Kaku et al. teaches in figure 2 the high-speed optical recording apparatus of claim 2 wherein the clock generator further generates a second clock signal (SCLK outputted from element 6), the recording apparatus further comprising: a delay adjustment state machine (part of element 114) electrically connected to the clock generator to receive the second clock signal (received through the output of the serial interface unit of element 100), and further electrically connected to the adjustment data storage unit (part of write strategy of element 104) to receive the selected set of write strategy parameters, the delay adjustment state machine (element 114 of figure 2) for generating a rough delay parameter and the fine delay parameter according to the selected set of write strategy parameters, and for delaying the NRZI modulation

waveform according to the second clock signal and the set of write strategy parameters so as to generate a second delay signal (column 2, lines 38-40).

Kaku et al. does not but Kato et al. teaches in figure 3 a fine delay chain (element 324) electrically connected to the rough delay unit (element 322) to receive the first delay signal and the fine delay parameter, the fine delay chain for delaying the first delay signal according to the fine delay parameter so as to generate the write signal (column 5, lines 6-19), the fine delay chain having a plurality of serially connected delay cells, each delay cell delaying the first delay signal by a predetermined period (column 5, lines 41-56). Kato et al. also teaches a rough delay counter or a rough delay shift register (element 322) electrically connected to the clock generator (element 320) to receive the first clock signal, and further electrically connected to the delay adjustment state machine (duties performed by the "write strategy delay table" of element 350) to receive the rough delay parameter (N1) and the second delay signal for delaying the second delay signal according to the first clock signal and the rough delay parameter so as to generate the first delay signal; and the delay cells are a plurality of serially connected inverters or buffers (the differential amplifiers of figure 5 serve this purpose as is explained in column 6, lines 1-10). Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the delay circuit of Kaku et al. of an optical recording apparatus by including the fine delay chain and specific parameters as taught by Kato et al. for the purpose of helping to accurately generate delays in write pulses at high speeds (column 2, lines 24-31 of Kato et al.).

Kaku et al. in view of Kato et al. does not but Han teaches in figure 3 (which is explained in column 5) the fine delay chain ("ring oscillator") further comprising a multiplexer (320) for selecting the write signal from a plurality of outputs of the inverters or buffers (300). It would have been obvious to one of ordinary skill in the art at the time of the invention to include the concept of using a multiplexer to select signals as taught by Han into the system of Kaku et al. in view of Kato et al. The motivation would be to generate a write pulse using an apparatus that requires less time and effort to develop (column 1, lines 63-67 of Han).

Regarding claims 19 and 40, Kaku et al. does not but Kato et al. further teaches the fine delay chain comprising a plurality of serially connected delay cells (shown in figure 5), an output of each delay cell thereby delaying the first delay signal by a predetermined period corresponding to a number of previous delay cells in the fine delay chain (column 6, lines 1-10); and the fine delay chain further comprising a multiplexer having inputs coupled to the outputs of the delay cells, a selecting end coupled to the fine delay parameter, and an output end being coupled to the write signal, the multiplexer for generating the write signal being one of the outputs of the delay cells as selected according to the fine delay parameter (the selection method given in column 5 serves the same purpose of selecting the delay parameter based on the output of the delay cells to generate the write signal).

Regarding claim 40, Kato et al. teaches that the fine delay chain is not connected to and does not utilize a clock signal for delaying the first delay signal to generate the

write signal. Column 5, lines 29-40 explain how delay parameters can be generated without the use of a clock signal.

Regarding claims 4 and 22, Kaku et al. teaches the high-speed optical recording apparatus wherein clock generator comprises a phase locked loop for generating the first clock signal (element 115 of figure 2), and a frequency divider for dividing a frequency of the inputted first clock signal to generate the second clock signal (SCLK outputted from element 6 of figure 2). For further explanation, see column 2, lines 18-32 and column 6, lines 44-49.

Regarding claims 5 and 23, Kaku et al. teaches in figure 3 the high-speed optical recording apparatus wherein a period of the second clock signal (CLK SIGNAL) is equal to a base period of the RLL modulation waveform (NRZ SIGNAL). The equivalence is shown in figure 3 (ii) as compared to figure 3 (iv).

Regarding claims 10 and 28, Kaku et al. teaches the high-speed optical recording apparatus further comprising an NRZI input interface (write strategy control unit of element 104 of figure 2) for receiving the NRZI modulation waveform and generating an address signal ("timing signal" as explained in column 5, lines 40-46 serves the same purpose).

Regarding claims 12 and 30, Kaku et al. teaches the high-speed optical recording apparatus of claim 10 wherein the rough delay unit (element 114 of figure 2) is electrically connected to the NRZI input interface to receive the NRZI modulation waveform (shown in figure 2).

Regarding claims 13 and 31, Kaku et al. teaches in column 5, lines 36-46, the high-speed optical recording apparatus of claim 10 wherein the adjustment data storage unit (consists of the Pa-Pd registers) is electrically connected to the EFM input interface (write strategy control unit) to receive the address signal (timing signal) for selecting the corresponding write strategy parameter according to the address signal.

Regarding claims 14 and 32, Kaku et al. teaches in figure 2 the high-speed optical recording apparatus of claim 2 further comprising a data storage setting interface (duties performed by the "write strategy control unit" of element 104) electrically connected to the adjustment data storage unit (registers Pa-Pd, elements 106-109), and further electrically connected to a microprocessor of the optical storage device (through the "modulation ckt" of element 7, which is connected to the host computer of the optical storage device as shown in figure 1) to receive the sets of write strategy parameters (various recording powers) and storing the sets of write strategy parameters into the adjustment data storage unit.

Regarding claims 15 and 33, Kaku et al. teaches the high-speed optical recording apparatus of claim 2 wherein the adjustment data storage unit is a volatile memory. As the adjustment data storage unit given in Kaku et al. consists of various registers (Pa-Pd as given in figure 2), the unit as a whole is a type of volatile memory.

Regarding claims 18 and 35, Kaku et al. teaches the high-speed optical recording apparatus of claim 2 wherein the EFM modulation waveform is generated by an EFM encoder of the optical storage device (column 4, lines 3-5 explain that the EFM

code corresponds to the CD format, suggesting that the EFM code unique to the format is generated by the optical storage device).

Regarding claim 20, Kaku et al. teaches in figure 2 the high-speed optical recording apparatus of claim 2 wherein the clock generator further generates a second clock signal (SCLK outputted from element 6), the recording apparatus further comprising: a delay adjustment state machine (part of element 114) electrically connected to the clock generator to receive the second clock signal (received through the output of the serial interface unit of element 100), and further electrically connected to the adjustment data storage unit (part of write strategy of element 104) to receive the selected set of write strategy parameters, the delay adjustment state machine (element 114 of figure 2) for generating a rough delay parameter and the fine delay parameter according to the selected set of write strategy parameters, and for delaying the NRZI modulation waveform according to the second clock signal and the set of write strategy parameters so as to generate a second delay signal (column 2, lines 38-40). Kaku et al. does not but Kato et al. teaches a rough delay counter or a rough delay shift register (element 322) electrically connected to the clock generator (element 320) to receive the first clock signal, and further electrically connected to the delay adjustment state machine (duties performed by the "write strategy delay table" of element 350) to receive the rough delay parameter (N1) and the second delay signal for delaying the second delay signal according to the first clock signal and the rough delay parameter so as to generate the first delay signal. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the delay circuit of Kaku et al. of an

optical recording apparatus by including the delay shift register as taught by Kato et al. for the purpose of helping to accurately generate delays in write pulses at high speeds (column 2, lines 24-31 of Kato et al.).

Regarding claim 21, Kaku et al. teaches the high-speed optical recording apparatus wherein the RLL modulation waveform is an NRZI modulation waveform (the NRZ modulation waveform serves the same purpose), the apparatus generating the write signal according to an encoded modulation bits (column 5, lines 40-54 explains that the write signal is based on the NRZ modulation waveform). Kaku et al. also teaches the use of a NRZI waveform in column 4, lines 1-3.

Regarding claims 6 and 24, Kaku et al. does not but Kato et al. teaches the high-speed optical recording apparatus wherein a period of the second clock signal is equal to a multiple of a period of the first clock signal (column 6, lines 37-44).

Regarding claims 7 and 25, Kaku et al. does not but Kato et al. teaches in column 2, lines 37-40, the high-speed optical recording apparatus wherein a resolution of the delay adjustment state machine delaying the RLL modulation waveform (amount of delay for the EFM data pulse edges) is equal to a period of the second clock signal (code rate clock).

Regarding claims 9 and 27, Kaku et al. does not but Kato et al. teaches the high-speed optical recording apparatus wherein a resolution of the rough delay counter delaying the second delay signal is equal to a period of the first clock signal (column 2, lines 49-55).

Regarding claims 11 and 29, Kaku et al. does not but Kato et al. teaches the high-speed optical recording apparatus of wherein the EFM input interface generates the address signal according to a previous land section, a current pit section, and a next land section in the EFM modulation waveform (column 4, lines 9-18 and column 5, lines 17-19). It would have been obvious to one of ordinary skill in the art at the time of the invention to include the clock signal dependencies and generation of the address signal of Kato et al. into the invention of Kaku et al. The given structure of delays provides robust and stable delays that are independent of temperature, voltage, and process variations (column 2, lines 41-43 of Kato et al.). The given structure of generating the address signal allows for programmability of values that are dependent on the CD-RW manufacturer (column 5, lines 20-28 of Kato et al.).

Regarding claims 17 and 34, Kaku et al. does not but Kato et al. teaches in column 2, lines 59-63, the high-speed optical recording apparatus wherein a resolution of the fine delay chain delaying the first delay signal is equal to the predetermined period ($T_{efm}/(2*N*M)$).

Regarding claim 36, Kaku et al. does not but Kato et al. teaches the high-speed recording apparatus, wherein the fine delay chain (shown in figure 5) is for delaying the first delay signal only according to the fine delay parameter so as to generate the write signal (column 5).

Regarding claim 37, Kato et al. teaches the high-speed recording apparatus, wherein the fine delay chain is not connected to and does not utilize a clock signal for

delaying the first delay signal to generate the write signal. Column 5, lines 29-40 explain how delay parameters can be generated without the use of a clock signal.

Regarding claim 38, Kaku et al. does not but Kato et al. teaches in figure 5 the high-speed optical recording apparatus, wherein the delay cells within the fine delay chain are buffers (the ability of each amplifier to provide electrical impedance transformation from one circuit to another allows them to act as buffers).

Regarding claim 39, Kaku et al. does not but Kato et al. teaches in figure 5 the high-speed optical recording apparatus, wherein the delay cells within the fine delay chain are inverters.

It would have been obvious to one of ordinary skill in the art at the time of the invention to include the delay elements of Kato et al. into the delay circuit of Kaku et al. This serves the purpose of helping to accurately generate delays in write pulses at high speeds (column 2, lines 24-31 of Kato et al.).

3. Claims 8 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kaku et al. in view of Kato et al. in view of Han, as applied to claims 1 and 21 above, and further in view of Chung et al., US Patent 4,873,680.

Kaku et al. in view of Kato et al. teaches the high-speed optical recording apparatus of claims 1 and 21. In addition, Kato et al. teaches the high-speed optical recording apparatus wherein the rough delay counter comprises a counter. In column 2, lines 49-51, the EFM data is said to pass through a four stage shift register for a course delay. This is equivalent to passing the data through a four-bit counter for a rough delay. Although there is no comparator in the system, the rough delay element of 322 in figure

3 takes in the same parameters as the comparator to output the same type of delay signal.

Kato et al. does not specifically teach a comparator to compare the value of the rough delay signal and the output signal of the counter.

Chung et al. teaches in figure 15, a comparison circuit (element 240) connected to a shift register (element 242) for the same general purpose.

It would have been obvious to one of ordinary skill in the art at the time of the invention to include the concept of the given shift register as taught by Chung et al. into the system of Kaku et al. in view of Kato et al. This would serve the purpose of increasing accuracy and reliability of data storage and retrieval (column 2, lines 36-40 of Chung et al.).

Response to Arguments

4. Applicant's arguments filed 7/3/07 have been fully considered but they are not persuasive.

Applicant argues that Kaku et al. does not teach the fine delay chain and Kato et al. does not teach the fine delay parameter generated by the rough delay unit. However, the combination of both references was used to reject the claim. An obvious modification to the base reference would yield the same result.

Applicant argues that the ring oscillator is different than the fine delay chain, as it is not part of the clock synthesizer. However, the elements are used together in Kato et al. to yield a plurality of delay cells despite the fact that they are part of different units. The combination of the units still yields the same result as the applicant's invention.

Applicant argues that Kato et al. teaches not utilizing a clock signal for to generate delay parameters, but does not teach not utilizing a clock signal for delaying the first delay, clarifying the difference between generation and utilization. However, by not utilizing a clock signal in the generation of the delay parameters, Kato et al. does not utilize a clock signal in delaying the first delay. If no clock signal was utilized in generating a delay parameter, no clock signal can be utilized while the parameter is implemented.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Parul Gupta whose telephone number is 571-272-5260. The examiner can normally be reached on Monday through Thursday, from 9:30 AM to 7 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wayne Young can be reached on 571-272-7582. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PHG
8/8/07


WAYNE YOUNG
SUPERVISORY PATENT EXAMINER